Abstract-
is approximately 15% over the entire common-mode range. The gain-stage has constant output resistance. In addition it reduces the variation of the net transconductance due to variations in p,, / p p ratio.
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I. INTRODUCTION
A widely used technique for obtaining a rail-to-rail input range, when designing low-voltage op-amps, is to connect two complementary differential pairs in parallel as shown in Fig. l(a) . In this way one guarantees that for any commonmode input voltage at least one of the differential pairs will operate properly. This simple topology is rarely used, however, because its net transconductance gmT varies by a factor of two over the common-mode input range. In midsupply range, where both pairs operate, the net transconductance is given by: SmT = gm, + gm, However, when the input common-mode voltage approaches the positive (negative) rail gmT reduces to gm,(gm,) respectively. This variation does not allow optimal frequency compensation of multi-stage op-amps and also increases their distortion.
Since the individual differential-pair transconductances gm, and gm, are well-defined functions of the of the tail currents I, and Ip, respectively, a general method for obtaining common-mode-independeni net transconductance is to employ common-mode-dependent current biasing. In other words, we balance the reduction in gm,(gm,) (caused
by increasing Ip(In) (e.g. Fig. l(b) ).
In the case of an input stage using BJT's or MOS transistors in weak inversion the requirement that gmT be independent of EnCM translates into the following, simple to implement, current-biasing requirement:
(1)
If MOS transistors in strong inversion are to be used in such a rail-to-rail input stage the current biasing requirement is:
Figure 1: (a) simple rail-to-rail input stage; (b) Conceptual. schematic of constant-g,,, rail-to-rail input stage.
and, more general:
The main differences between various rail-to-rail input stage topologies reported in the literature is the employed biasing scheme. Those scheimes targeting the MOS-strong inversion case can loosely be classified as either exact or approximate. All schemes realizing equations (3) or (4) [l] In Section I1 we present a simple approximate scheme which requires only h u r additional transistors and has a gmT variation of approximately 15%. In Section 111 a gain stage which has constant output resistance is introduced. Also, it reduces the variations of the effective net transconductance caused by variations in the mobility ratio p n / p p .
THE PROP0SI:D RAtL-TO-RAIL INPUT STAGE
The input stage, shown in Fig. 2(a) , is topologically identical to that reported in [5'1. However, the aspect ratios of the four additional transistors in the Fig. 2 (a) circuit is three times that of the corresponding differential-pair transistors. The nominal value of the tail currents Is, and I s , is 410 and must be selected sufficiently large to ensure strong-inversion operation. The aspect ratios of the n and pchannel transitory are selected such that , Bn = ,Bp = ,B.
Under this conditions the Fig. 2 (a) circuit guarantees railto-rail operation with a 15% variation in gmr . To show this let us first consider the operation of the M5 -Ms quartet.
is connected in series with a current sink (M7 -Ma), the pair which must carry the higher current is forced into the triode region and thus the smaller of the two currents is conducted. For our case:
Hence, the current I, and the currents Ip = Isp -I, (1% = Is,, -I,) conducted by the differential-pair tran- For the transition regions, where 0 < IS,,, < 410, gmT is not constant and slightly higher than the above value.
The maximum gmT deviation can be calculated and is approximately 15%. The Fig. 2 (a) rail-to-rail input stage was simulated using HSPICE and BSIM2 (level 13) models for MOSIS 2-micron ORBIT Analog Process. The size of the transistors and the value of the constant bias current 410 were as indicated on the schematic. Fig. 2(b) shows the variation of I,, and Ip bias currents as the ZncM is swept from Vss to Vdd. The three regions (near-Vss, mid-supply and near-vdd) where I,, and Ip must remain constant are evident. The non-zero slope of those regions is due to the finite output resistance of the used transistors. In Fig. 2 (c) the simulated individual (gm,, gm,) and net transconductance (gmT) are plotted V.S. the input common-mode voltage. As expected, there are two "bumps" in the gmT plot corresponding to the two transition regions. The small "glitch" present within each "bump" can not be predicted if the simple square-law relation is used to model the voltage-current behavior of the MOS transistor. Since "glitches" occur when one of the bias currents ( I , or I p ) has relatively low value, they are most likely due to one of the differential pairs entering moderate and then weak inversion region of operation.
Because of finite r0 effects, I,, and Ip are slightly larger than 20pA in the mid-supply region. For this reason the net transconductance in this region is slightly higher than that in the near-rail regions. As is the case with many other rail-to-rail input stages, the one presented in this for three different values of E: (1) "actual" E is 15% higher than the one used in the design; (2) "actual"
= used e; (3)
"actual" 2 is 15% less than the used one;
paper relies on matching the transconductance parameter (p) of the used n-channel transistors to that of the used p-channel transistors. If the ratio between the mobility of the n-channel transistors and the mobility of the p-channel transistors pn/pp is exactly known then P n can be made very close to pp by simply sizing the transistors whose p's are to be matched in accordance with: Wn = W p 2 for L, = Lp. Unfortunately, for a given process from one run to another the ratio of the mobilities could vary as much as 30% from its nominal value [l] used to determine "the best" n-channel and p-channel aspect ratios. To illustrate the effect this variation would have on the net transconductance of the proposed input stage two additional simulations were performed. The width of the n-channel devices was changed to 48p and 36p -that is, a change of +15% and -15% from its nominal 42p width. Since pequality is achieved for = sy transistor having W, equal to 48p(36p) would be equivalent to transistor having W = 42(the nominal value) and p increased (decreased) by 15%. Fig. 3 shows the results from the simulations. Fig. 4 shows single-stage unbuffered op-amp which uses the input stage described in the previous section. The gain stage consists of two MOS-R current mirrors and a floating current source. Here, as in many other reported in the literature rail-to-rail topologies, in addition to providing voltage gain the gain stage is used to sum the small signal (differential) currents generated by the two input-stage differential pairs. However, there are some unique properties possessed by this gain stage. First, its output resistanceand thus the op-amp's gain -is independent of the level of the injected by the input stage common-mode currents (I,, I p ) . As a result the distortion caused by common-mode dependent gain is kept at its minimum. To show that the output resistance is constant it is sufficient to show that the output resistance of each current mirror is constant. Second, due to the finite! gmll,,, and R only a portion of the differential input current will be transferred to the output (see the equivalent circuit shown in Fig. 5(b) ):
THE GAIN STAGE
This property seems undesirable because it reduces the effective transconductance g&,T of this single-stage op-amp (e.g. Fig. 6 ). More importantly, if the factors l+gms,lo 9m9.10RR
are not equ.al, gkT will not be constant over the common-mode input range. Achieving equality of the above current gain expressions can be accomplished be making g , , , , ,
This is done as in the input stage by sizing Mg, M10 and M11, M12 so their P's are identical.
The advantage of this gain stage over others becomes obvious only when the variations in gmT and gi, due to differences between the actual ratio of the mobilities and the one used to carry out the design are compared. The smaller the product gmR the lower the gL,-variation. However, this product should not be made lower than unity in order to retain a sufficiently large overall op-amp gain. As can be seen from the plots shown in Fig. 7 , the change of ,un effects the transconductance of both the near-V,, and near-Vdd range in same direction which results in lower relative variation within each curve. This can be explained with the fact that now each individual g&* and gkp is determined by the transconductances of both n-channel and p-channel transistors.
If higher output resistance is desired the simple Mg,Mlo and M11,Ml~ current mirrors can be replaced by highswing cascoded current mirrors without altering the properties of the gain stage.
IV. CONCLUSIONS A simple rail-to-rail input stage operating in strong inversion was presented. Its net transconductance variation is approximately 15% over the entire common-mode range. A new gain stage was introduced. It was shown that the transconductance variation in this gain stage caused by imperfect /?-matching is reduced as compared to previous techniques. for three different values of 2: (1) "actual" e is 15% higher than the one used in the design; (2) "actual" e = used (3) "actual" E is 15% less than the used &e;
